

CLAIMS

1. A device for generating at least one code phase, comprising
a shift register comprising N outputs and an input to which a code
sequence to be phased is applied, N being an integer greater than two,
5 at least one logic branch, controlled by at least one combination
control signal, on the basis of which the logic branch combines the code phase
from i outputs of the shift register, i being an integer between 2 and N.
2. A device as claimed in claim 1, wherein at least one logic branch
comprises
10 i two-input selectors, to the first input of each of which is connected
one input of the shift register and to the second input is connected one combi-
nation control signal, and
an i-input combiner, to whose outputs are connected the outputs of
said i selectors and from whose output said code phase is obtained.
- 15 3. A device as claimed in claim 1, wherein
 $N \geq (M1, M2)$, M1 and M2 being integers greater than one, and
wherein the device comprises
a first logic branch comprising M1 two-input selectors to which the
outputs of M1 registers of the shift register and M1 combination control signals
20 are connected in such a way that to the inputs of each selector is connected
one output of the shift register and one combination control signal, and an M1-
input combiner to whose inputs are connected the outputs of said M1 selectors
and from whose output the first code phase is obtained,
a second logic branch comprising M2 two-input selectors to which
25 the outputs of M2 registers of the shift register and M2 combination control
signals are connected in such a way that to the inputs of each selector is con-
nected one output of the shift register and one combination control signal, and
an M2-input combiner to whose inputs are connected the outputs of said M2
selectors and from whose output the second code phase is obtained.
- 30 4. A device as claimed in claim 3, wherein the device comprises
a third branch connected directly to the output of one register of the
shift register and from which the third code phase is obtained.
5. A device as claimed in claim 1, wherein
i = N, and the device comprising
35 a first logic branch comprising N two-input selectors to which the

outputs of the shift register and N combination control signals are connected in such a way that to the inputs of each selector is connected one output of the shift register and one combination control signal, and an N-input combiner to whose inputs are connected the outputs of said N selectors and from whose

5 output the first code phase is obtained,

a second logic branch comprising N two-input selectors to which the outputs of the shift register and N combination control signals are connected in such a way that to the inputs of each selector is connected one output of the shift register and one combination control signal, and an N-input combiner to

10 whose inputs are connected the outputs of said N selectors and from whose output the second code phase is obtained, and

a third logic branch comprising N two-input selectors to which the outputs of the shift register and N combination control signals are connected in such a way that to the inputs of each selector is connected one output of the shift register and one combination control signal, and an N-input combiner to

15 whose inputs are connected the outputs of said N selectors and from whose output the third code phase is obtained.

6. A device as claimed in claim 3, 4 or 5, wherein the first, second and third code phases obtained from the first, second and third logic branches,

20 respectively, are an early, late and precise code phase, respectively.

7. A device as claimed in claim 1, wherein

$N \geq (M1, M2, M3, M4)$, M1, M2, M3 and M4 being integers greater than one, and the device comprising

a first logic branch comprising M1 two-input selectors to which any

25 M1 outputs of the shift register and any M1 combination control signals are connected in such a way that to the inputs of each selector is connected one output of the shift register and one combination control signal, and an M1-input combiner to whose inputs are connected the outputs of said M1 selectors and from whose output the first code phase is obtained,

a second logic branch comprising M2 two-input selectors to which

30 any M2 outputs of the shift register and M2 combination control signals are connected in such a way that to the inputs of each selector is connected one output of the shift register and one combination control signal, and an M2-input combiner to whose inputs are connected the outputs of said M2 selectors and

35 from whose output the second code phase is obtained,

a third logic branch comprising M3 two-input selectors to which any

M3 outputs of the shift register and M3 combination control signals are connected in such a way that to the inputs of each selector is connected one output of the shift register and one combination control signal, and an M3-input combiner to whose inputs are connected the outputs of said M3 selectors and
 5 from whose output the third code phase is obtained, and

a fourth logic branch comprising M4 two-input selectors to which any M4 outputs of the shift register and M4 combination control signals are connected in such a way that to the inputs of each selector is connected one output of the shift register and one combination control signal, and an M4-input
 10 combiner to whose inputs are connected the outputs of said M4 selectors and from whose output the fourth code phase is obtained.

8. A device as claimed in claim 7, wherein the first, second, third and fourth code phases obtained from the first, second, third and fourth logic branches, are a first early code phase, a second early code phase, a first late
 15 code phase and a second late code phase, respectively.

9. A device as claimed in any one of claims 1 to 5 and 7 to 8, wherein the code phases obtained from the outputs of the logic branches are changed by software by changing the combination control signals.

10. A device as claimed in claim 1, wherein the selectors are multi-
 20 pliers and/or AND gates.

11. A device as claimed in claim 1, wherein the combiners are adders and/or OR gates.

12. A device as claimed in claim 1, wherein the combination control signals are weighting coefficients.

25 13. A correlator comprising

generation means comprising a code generator for generating a local code, and a shift register, the generation means generating at least one code phase from said local code, and

at least one correlator for correlating a signal applied to the correlator structure with said at least one locally generated code phase,
 30

said generation means further comprising at least one logic branch controlled by at least one combination control signal, on the basis of which the logic branch combines the code phase from i outputs of the shift register, i being an integer between 2 and N .

35 14. A correlator as claimed in claim 13, wherein at least one logic branch of said generation means comprises

i two-input selectors, to the first input of each of which is connected one input of the shift register and to the second input is connected one combination control signal, and

an i-input combiner, to whose outputs are connected the outputs of said i selectors and from whose output said code phase is obtained.

15. A correlator as claimed in claim 13 or 14, wherein the code phases obtained from the outputs of the logic branch(es) of said generation means are changed by software by changing the combination control signals.

16. A spread spectrum receiver for receiving a spread spectrum signal, the spread spectrum receiver comprising

generation means comprising a code generator for generating a local code, and a shift register, the generation means generating at least one code phase from said local code, and

at least one correlator for correlating a received spread spectrum signal with said at least one locally generated code phase,

said generation means further comprising at least one logic branch controlled by at least one combination control signal, on the basis of which the logic branch combines the code phase from i outputs of the shift register, i being an integer between 2 and N.

17. A spread spectrum receiver as claimed in claim 16, wherein at least one logic branch of said generation means comprises

i two-input selectors, to the first input of each of which is connected one input of the shift register and to the second input is connected one combination control signal, and

an i-input combiner, to whose outputs are connected the outputs of said i selectors and from whose output said code phase is obtained.

18. A spread spectrum receiver as claimed in claim 16 or 17, wherein the code phases obtained from the outputs of the logic branch(es) of said generation means are changed by software by changing the combination control signals.

19. A spread spectrum receiver as claimed in claim 16 or 17, wherein said code phase is a phased spreading code replica.